## **CLAIMS**

## What is claimed is:

1/A method of fabrication of an integrated circuit, comprising the steps of:

- (a) patterning a first layer of resist on a layer of gate material to define gate locations;
  - (b) reducing the linewidth of said patterned layer of resist of step (a);
- (c) using said reduced linewidth patterned resist as an etch mask to form gates from said layer of gate material;
  - (d) forming a layer of dielectric on said gates;
  - (e) patterning a second layer of photoresist to define interconnects;
- (f) using said patterned photoresist without linewidth reduction to form interconnects over said gates.
- 2. The method of claim 1, wherein:
- (a) said using of step (f) of claim 1 is using the patterned photoresist as an etch mask for an underlying layer of metal.
- 3. The method of claim 1, wherein:
- (a) said using of step (f) of claim 1 is using the patterned photoresist as an etch mask to etch grooves in underlying dielectric to be filled with metal.

A method of fabrication of an integrated circuit gate, comprising the steps of:

- (a) patterning a first layer of resist on an antireflective layer on a layer of dummy gate material to define gate locations;
  - (b) reducing the linewidth of said patterned layer of resist of step (a);
- (c) using said reduced linewidth patterned resist as an etch mask to form dummy gates from said layer of dummy gate material;
  - (d) forming a layer of dielectric adjacent said dummy gates;

- (e) removing said dummy gates;
- (f) depositing gate material on said dielectric and
- (g) patterning a second layer of photoresist on a second antireflective layer on said gate material to define gates;
  - (f) using said patterned photoresist without linewidth reduction to form gates.